Name: test resource partitioning for system-on-a-chip (en Inglés)
Price: 506.54 PEN
Availability: InStock
Author: chandra,iyengar,chakrabarty
ISBN: 9781402071195

portada test resource partitioning for system-on-a-chip (en Inglés)

Formato

Libro Físico

Editorial

springer publishing map

Autor

chandra,iyengar,chakrabarty

Idioma

Inglés

N° páginas

248

ISBN

1402071191

ISBN13

9781402071195

Categorías

Cuestiones generales de la medicina

test resource partitioning for system-on-a-chip (en Inglés)

Chandra,Iyengar,Chakrabarty (Autor) · springer publishing map · Libro Físico

Libro Nuevo

S/ 506,54

S/ 1.013,08

Ahorras: S/ 506,54

50% descuento

Envío normal

Origen: Estados Unidos (Costos de importación incluídos en el precio)

Se enviará desde nuestra bodega entre el Lunes 22 de Julio y el Miércoles 31 de Julio.

Lo recibirás en cualquier lugar de Perú entre 2 y 5 días hábiles luego del envío.

Reseña del libro "test resource partitioning for system-on-a-chip (en Inglés)"

test resource partitioning for system-on-a-chip is about test resource partitioning and optimization techniques for plug-and-play system-on-a-chip (soc) test automation. plug-and-play refers to the paradigm in which core-to-core interfaces as well as core-to-soc logic interfaces are standardized, such that cores can be easily plugged into virtual sockets on the soc design, and core tests can be plugged into the soc during test without substantial effort on the part of the system integrator. the goal of the book is to position test resource partitioning in the context of soc test automation, as well as to generate interest and motivate research on this important topic. soc integrated circuits composed of embedded cores are now commonplace. nevertheless, there remain several roadblocks to rapid and efficient system integration. test development is seen as a major bottleneck in soc design, and test challenges are a major contributor to the widening gap between design capability and manufacturing capacity. testing socs is especially challenging in the absence of standardized test structures, test automation tools, and test protocols. test resource partitioning for system-on-a-chip responds to a pressing need for a structured methodology for soc test automation. it presents new techniques for the partitioning and optimization of the three major soc test resources: test hardware, testing time and test data volume. test resource partitioning for system-on-a-chip paves the way for a powerful integrated framework to automate the test flow for a large number of cores in an soc in a plug-and-play fashion. the framework presented allows the system integrator to reduce test cost and meet short time-to-market requirements.