Name: Design and performance analysis of low power and high speed dual modulus prescalers (en Inglés)
Price: 331.05 PEN
Availability: InStock
Author: Nirmal, Uma ; Jain, V. K.
ISBN: 9786139447305

portada Design and performance analysis of low power and high speed dual modulus prescalers (en Inglés)

Formato

Libro Físico

Autor

V. K. Jain

Uma Nirmal

Editorial

LAP Lambert Academic Publishing

Idioma

Inglés

N° páginas

160

Encuadernación

Tapa Blanda

Dimensiones

22.9 x 15.2 x 0.9 cm

Peso

0.24 kg.

ISBN13

9786139447305

Categorías

Ingeniería electrónica

Design and performance analysis of low power and high speed dual modulus prescalers (en Inglés)

V. K. Jain (Autor) · Uma Nirmal (Autor) · LAP Lambert Academic Publishing · Tapa Blanda

Libro Nuevo

S/ 331,05

S/ 662,10

Ahorras: S/ 331,05

50% descuento

Envío normal

Origen: Estados Unidos (Costos de importación incluídos en el precio)

Se enviará desde nuestra bodega entre el Lunes 22 de Julio y el Miércoles 31 de Julio.

Lo recibirás en cualquier lugar de Perú entre 2 y 5 días hábiles luego del envío.

Reseña del libro "Design and performance analysis of low power and high speed dual modulus prescalers (en Inglés)"

The broadband wireless communications extensively use high-performance synthesizers. To achieve flexible frequency synthesis, the two essential components namely Voltage Controlled Oscillator (VCO) followed by the frequency divider must be power efficient and operate at high frequency. The frequency divider is a basic block in a Phase Lock Loop (PLL) synthesizer for the conversion from high to low frequencies. Prescaler is one of the most vital parts of frequency-divider as it works at high speed and consumes maximum power. The objective of this research work is to design divide by 'N' prescaler and divide by N/N+1 dual modulus prescalers for various low power applications. In this thesis, we have carried a detailed analysis on the speed and power consumption of the digital dividers. We performed design and implementation of low power divide by 'N' prescalers. Architecture of the divide by 'N' prescalers using hybrid master slave flip flop has been explained. Based on this architecture divide by 2, 3, 4, 5, 6, 7, 8, 9, 10, and 11 prescaler circuits have been successfully designed at 5 GHz operating frequency.